

## Properties of a Boolean Algebra

1. Operations are *commutative*.

$$A \bullet B = B \bullet A$$

$$A + B = B + A$$

2. Operations are *associative*.

$$(A \bullet B) \bullet C = A \bullet (B \bullet C)$$

$$(A + B) + C = A + (B + C)$$

3. Each operation is *distributive* over the other.

$$A \bullet (B + C) = (A \bullet B) + (A \bullet C)$$

$$A + (B \bullet C) = (A + B) \bullet (A + C)$$

4. There exists an *identity* element for each operation.

$$+ \text{ Identity} = 0 \quad A + 0 = A$$

$$\bullet \text{ Identity} = 1 \quad A \bullet 1 = A$$

5. There exists a *complement* for each element.

$$\text{Complement of } A = \bar{A}$$

$$\text{Complement of } 1 = 0$$

$$\text{Complement of } 0 = 1$$

6. There exists an *inverse* for each operation.

$$A \bullet \bar{A} = 0$$

$$A + \bar{A} = 1$$

7. Each element is *idempotent*.

$$A \bullet A = A$$

$$A + A = A$$

8. The *absorption* property holds for each element.

$$A \bullet (A + B) = A$$

$$A + (A \bullet B) = A$$






Figure 9-2 (a) Diode AND gate and (b) circuit symbol.




Figure 9-3 (a) Diode OR gate and (b) circuit symbol.

TRANSISTOR SWITCH




Figure 3-32: The BJT Inverter





Figure 3-32(a): Transistor OFF


Figure 3-32(b): Transistor ON



## 12.2 Logic Gates

Logic gates are the building blocks of digital electronics. The fundamental logic gates include the INVERT (NOT), AND, NAND, OR, NOR, exclusive OR (XOR), and exclusive NOR (XNOR) gates. Each of these gates performs a different logical operation. Figure 12.10 provides a description of what each logic gate does and gives a switch and transistor analogy for each gate.






















FIGURE 12.10



### Universal Capability of NAND and NOR Gates


NAND and NOR gates are referred to as *universal gates* because each alone can be combined together with itself to form all other possible logic gates. The ability to create any logic gate from NAND or NOR gates is obviously a handy feature. For example, if you do not have an XOR IC handy, you can use a single multigate NAND gate (e.g., 74HC00) instead. The figure below shows how to wire NAND or NOR gates together to create equivalent circuits of the various logic gates.

FIGURE 12.24

Logic gate	NAND equivalent circuit	NOR equivalent circuit
	 $\overline{AA} = \bar{A}$	 $\overline{A+A} = \bar{A}$
	 $\overline{\overline{AB}} = AB$	 $\overline{\overline{A+B}} = AB$
		 $\overline{A+B}$
	 $\overline{\overline{A} \overline{B}} = A+B$	 $\overline{\overline{A+B}} = A+B$
	 $\overline{\overline{A} \overline{B}} = A+B$	
		
		

### Bubble Pushing


A shortcut method for forming equivalent logic circuits, based on De Morgan's theorem, is to use what's called *bubble pushing*.



### AND-OR-INVERT Gates (AOIs)


When a Boolean expression is reduced, the equation that is left over typically will be of one of the following two forms: *product-of-sums* (POS) or *sum-of-products* (SOP). A POS expression appears as two or more ORed variables ANDed together with two or more additional ORed variables. An SOP expression appears as two or more ANDed variables ORed together with additional ANDed variables. The figure below shows two circuits that provide the same logic function (they are equivalent), but the circuit to the left is designed to yield a POS expression, while the circuit to the right is designed to yield a SOP expression.

Logic circuit for POS expression



$$X = (A + B)(\bar{C} + D)$$

Logic circuit for SOP expression



$$X = A\bar{C} + AD + \bar{B}C + \bar{B}D$$

Table made using SOP expression  
(it's easier than POS)

A	B	C	D	$A\bar{C}$	$AD$	$\bar{B}C$	$\bar{B}D$	X
0	0	0	0	0	0	1	0	1
0	0	0	1	0	0	1	1	1
0	0	1	0	0	0	0	0	0
0	0	1	1	0	0	0	1	1
0	1	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0
0	1	1	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0
1	0	0	0	1	0	1	0	1
1	0	0	1	1	1	1	1	1
1	0	1	0	0	0	0	0	0
1	0	1	1	0	1	0	1	1
1	1	0	0	1	0	0	0	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	0	0	0
1	1	1	1	0	1	0	0	1

FIGURE 12.25

Bubble pushing involves the following tricks: First, change an AND gate to an OR gate or change an OR gate to an AND gate. Second, add inversion bubbles to the inputs and outputs where there were none, while removing the original bubbles. That's it. You can prove to yourself that this works by examining the corresponding truth tables for the original gate and the bubble-pushed gate, or you can work out the Boolean expressions using De Morgan's theorem. Figure 12.23 shows examples of bubble pushing.

LOGIC IDENTITIES

- 1)  $A + B = B + A$
- 2)  $AB = BA$
- 3)  $A + (B + C) = (A + B) + C$
- 4)  $A(BC) = (AB)C$
- 5)  $A(B + C) = AB + AC$
- 6)  $(A + B)(C + D) = AC + AD + BC + BD$
- 7)  $\bar{1} = 0$
- 8)  $\bar{0} = 1$
- 9)  $A \cdot 0 = 0$
- 10)  $A \cdot 1 = A$
- 11)  $A + 0 = A$
- 12)  $A + 1 = 1$
- 13)  $A + A = A$
- 14)  $\overline{\overline{A}} = A$
- 15)  $\overline{\overline{A}} = A$
- 16)  $A + \bar{A} = 1$
- 17)  $\overline{\overline{A}} = A$
- 18)  $\overline{A + B} = \bar{A}\bar{B}$
- 19)  $\overline{AB} = \bar{A} + \bar{B}$
- 20)  $A + \bar{A}B = A + B$
- 21)  $\bar{A} + AB = \bar{A} + B$
- 22)  $A \oplus B = \bar{A}B + A\bar{B} = (A + B)(\bar{A}\bar{B})$
- 23)  $A \odot B = AB + \bar{A}\bar{B}$





FIGURE 12.19

FIGURE 12.21



A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

A	B	$\overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

A	B	$\overline{A \cdot B}$
0	0	1
0	1	0
1	0	0
1	1	0

FIGURE 12.22