## Properties of a Boolean Algebra

1. Operations are commutative.

$$
\begin{aligned}
& A \cdot B=B \bullet A \\
& A+B=B+A
\end{aligned}
$$

2. Operations are associative.

$$
\begin{aligned}
& (\mathrm{A} \bullet \mathrm{~B}) \bullet \mathrm{C}=\mathrm{A} \bullet(\mathrm{~B} \bullet \mathrm{C}) \\
& (\mathrm{A}+\mathrm{B})+\mathrm{C}=\mathrm{A}+(\mathrm{B}+\mathrm{C})
\end{aligned}
$$

3. Each operation is distributive over the other.

$$
\begin{aligned}
& A \bullet(B+C)=(A \bullet B)+(A \bullet C) \\
& A+(B \bullet C)=(A+B) \bullet(A+C)
\end{aligned}
$$

4. There exists an identity element for each operation.

$$
\begin{array}{ll}
+ \text { Identity }=0 & A+0=A \\
- \text { Identity }=1 & A \bullet 1=A
\end{array}
$$

5. There exists a complement for each element.

$$
\begin{aligned}
& \text { Complement of } A=\bar{A} \\
& \text { Complement of } 1=0 \\
& \text { Complement of } 0=1
\end{aligned}
$$

6. There exists an inverse for each operation.

$$
\begin{aligned}
& A \bullet \bar{A}=0 \\
& A+\bar{A}=1
\end{aligned}
$$

7. Each element is idempotent.

$$
\begin{aligned}
& A \bullet A=A \\
& A+A=A
\end{aligned}
$$

8. The absorption property holds for each element.

$$
\begin{aligned}
& A \cdot(A+B)=A \\
& A+(A \cdot B)=A
\end{aligned}
$$



| Logic Circuits |
| :--- |
| Combinational or Memoryless Logic Circuits |
| Function of Current Input Only |
| Sequential or Memory Logic Circuits |
| Function of Current Input plus Past Inputs |
| State Table (Outputs \& Next State) |
| Next State = Present State + Current Input |


| $\frac{\text { Synchronous Sequential Machines }}{\text { Defined only at discrete times }}$Controlled by external clock <br> Uses Flip-Flops to hold <br> state variables between clock pulses <br> Asynchronous Sequential Machines <br> Defined for all times <br> No need for explicit memory <br> Simpler - Two Implementation Restrictions |
| :---: | :---: |



## Mealy \& Moore Machines

Moore Machine is a finite-state machine whose output values are determined solely by its current state and can be defined as six elements ( $\mathrm{S}, \mathrm{S}_{0}, \Sigma, \Lambda, \mathrm{~T}, \mathrm{G}$ ), consisting of the following:
a finite set of states (S )
a start state (also called initial state) $\mathrm{S}_{0}$ which is an element of (S)
a finite set called the input alphabet ( $\Sigma$ )
a finite set called the output alphabet ( $\Lambda$ )
a transition function ( $\mathrm{T}: \mathrm{S} \times \Sigma \rightarrow \mathrm{S}$ ) mapping a state and the input alphabet to the next state an output function ( $\mathrm{G}: \mathrm{S} \rightarrow \Lambda$ ) mapping each state to the output alphabet.

Mealy Machine output values are determined both by its current state and by the values of its inputs and can be defined as six elements ( $\mathrm{S}, \mathrm{S}_{0}, \Sigma, \Lambda, \mathrm{~T}, \mathrm{G}$ ), consisting of the following:
a finite set of states (S )
a start state (also called initial state) $\mathrm{S}_{0}$ which is an element of (S)
a finite set called the input alphabet ( $\Sigma$ )
a finite set called the output alphabet ( $\Lambda$ )
a transition function ( $\mathrm{T}: \mathrm{S} \times \Sigma \rightarrow \mathrm{S}$ ) mapping a state and the input alphabet to the next state
an output function $(\mathrm{G}: \mathrm{S} \times \Sigma \rightarrow \Lambda)$ mapping pairs of a state and an input symbol to the corresponding output symbol.
http://en.wikipedia.org/wiki/Theory_of_Computation


Figure 9-2 (a) Diode AND gate and (b) circuit symbol.


Figure 9-3 (a) Diode OR gate and (b) circuit symbol.

TRANSISTOR SWITCH


### 12.2 Logic Gates

Logic gates are the building blocks of digital electronics. The fundamental logic gates include the INVERT (NOT), AND, NAND, OR, NOR, exclusive OR (XOR), and exclusive NOR (XNOR) gates. Each of these gates performs a different logical operation. Figure 12.10 provides a description of what each logic gate does and gives a
FIGURE 12.10 switch and transistor analogy for each gate.


OR


| $A$ | $B$ | out |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



The output of an OR gate will go HIGH if one or both inputs goes HIGH. The output only goes LOW when both inputs are LOW.
NOR


| $A$ | $B$ | out |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



Combines the NOT function with an OR gate; output goes LOW if one or both inputs are LOW, ouput goes HIGH when both inputs are LOW.

## Exclusive OR (XOR)


equivalent circuit

The output of an XOR gate goes HIGH if the inputs are different from each other. XOR gates only come with two inputs.

Exclusive NOR (XNOR)


Combines the NOT function with an XOR gate; output goes HIGH if the inputs are the same.

## Universal Capability of NAND and NOR Gates

NAND and NOR gates are referred to as universal gates because each alone can be combined together with itself to form all other possible logic gates. The ability to create any logic gate from NAND or NOR gates is obviously a handy feature. For example, if you do not have an XOR IC handy, you can use a single multigate NAND gate (e.g., 74 HC 00 ) instead. The figure below shows how to wire NAND or NOR gates together to create equivalent circuits of the various logic gates.
Logic gate

## Bubble Pushing

A shortcut method for forming equivalent logic circuits, based on De Morgan's theorem, is to use what's called bubble pushing.


## AND-OR-INVERT Gates (AOIS)

When a Boolean expression is reduced, the equation that is left over typically will be of one of the following two forms: product-of-sums (POS) or sum-of-products (SOP). A POS expression appears as two or more ORed variables ANDed together with two or more additional ORed variables. An SOP expression appears as two or more ANDed variables ORed together with additional ANDed variables. The figure below shows two circuits that provide the same logic function (they are equivalent), but the circuit to the left is designed to yield a POS expression, while the circuit to the right is designed to yield a SOP expression.


Bubble pushing involves the flowing tricks: First, change an AND gate to an OR gate or change an OR gate to an AND gate. Second, add inversion bubbles to the inputs and outputs where there were none, while removing the original bubbles. That's it. You can prove to yourself that this works by examining the corresponding truth tables for the original gate and the bubble-pushed gate, or you can work out the Boolean expressions using De Morgan's theorem. Figure 12.23 shows examples of bubble pushing.

## LOGIC IDENTITIES

1) $A+B=B+A$
2) $A B=B A$
3) $A+(B+C)=(A+B)+C$
4) $A(B C)=(A B) C$
5) $A(B+C)=A B+A C$
6) $(A+B)(C+D)=A C+A D+B C+B D$
7) $\overline{1}=0$
8) $\overline{0}=1$
9) $A \cdot 0=0$
10) $A \cdot 1=A$
11) $A+0=A$
12) $A+1=1$
13) $A+A=A$
14) $A A=A$
15) $\overline{\vec{A}}=A$
16) $A+\bar{A}=1$
17) $A \bar{A}=0$
18) $\overline{A+B}=\bar{A} \bar{B}$
19) $\overline{A B}=\bar{A}+\bar{B}$
20) $A+\bar{A} B=A+B$
21) $\bar{A}+A B=\bar{A}+B$
22) $A \oplus B=\bar{A} B+A \bar{B}=(A+B)(\overline{A B})$
23) $\bar{A} \oplus \bar{B}=A B+\bar{A} \bar{B}$


FIGURE 12.19

FIGURE 12.21


| $A$ | $B$ | $\overline{A \cdot B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


| $A$ | $B$ | $\bar{A}+\bar{B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0. |


| $A$ | $B$ | $\overline{A+B}$ |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |


| $A$ | $B$ | $\bar{A} \cdot \bar{B}$ |
| :--- | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

FIGURE 12.22

## Digital Logic Signal Levels and State Variables

## Simple Positive Logic

Define "Lo" $=$ State " 0 " $=0$; i.e., "near 0 volts, or maybe +0.7 V , or less than +2.1 V , etc."
Define "Hi" = State " 1 " = 1; i.e., "near Vcc,
say +5 V , or greater than +3.9 V , etc. for TTL;
or +15 V , or greater than +13.1 V , etc. for CMOS."
Remember these are arbitrary definitions.
Notice however, that State " 1 " is more positive than State " 0 ". With this in mind, we can even define "Hi" = State " 1 " = $1=0$ volts, and
"Lo" $=$ State " 0 " $=0=-5$ volts.
We still have State " 1 more positive than State " 0 ".
And Boolean Algebra doesn't care!

## Simple Negative Logic

Try reversing things, such that State " 1 " is more negative than State " 0 "; i.e.,
State "1" = 0 volts, and
State " 0 " $=+5$ volts, or even
State " 1 " = -5 volts, and
State " 0 " $=0$ volts.
In both cases, State " 1 " is more negative than State " 0 ".

## Positive Logic Truth Tables

| A | $\mathbf{B}$ | AND | OR | $\bar{A}$ | $\bar{B}$ | OR | AND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |

Note: Positive AND Logic $=$ Negative $\overline{\mathrm{OR}}$ Logic
Positive OR Logic $=$ Negative $\overline{\text { AND }}$ Logic
DeMorgan's Law
$\overline{\mathrm{A} \bullet \mathrm{B}}=\overline{\mathrm{A}}+\overline{\mathrm{B}} \quad \overline{\mathrm{A}+\mathrm{B}}=\overline{\mathrm{A}} \bullet \overline{\mathrm{B}}$
$\overline{\overline{\mathrm{A} \bullet \mathrm{B}}}=\overline{\overline{\mathrm{A}}+\overline{\mathrm{B}}}=\overline{\overline{\mathrm{A}} \bullet \overline{\mathrm{B}}}=\mathrm{A} \bullet \mathrm{B}$
$\overline{\overline{\mathrm{A}+\mathrm{B}}}=\overline{\overline{\mathrm{A}} \bullet \overline{\mathrm{B}}}=\overline{\overline{\mathrm{A}}}+\overline{\overline{\mathrm{B}}}=\mathrm{A}+\mathrm{B}$

Positive Logic $\mathrm{A} \bullet \mathrm{B}=$ Negative Logic $\overline{\overline{\mathrm{A}}+\overline{\mathrm{B}}}$

Positive Logic $\mathrm{A}+\mathrm{B}=$ Negative Logic $\overline{\overline{\mathrm{A}} \bullet \overline{\mathrm{B}}}$

## Making Sense of SR Flip Flop Seemingly Contradictory Explanations

## SR Flip Flop

Unfortunately, there is no consistency in describing the operation of SR Flip Flops (Set Reset); in fact, many of us even refer to them as RS Flip Flops.
However, one property description is pretty much universal:
Set $\mathbf{S}$ implies
$\mathrm{Q}=1$
Reset $\mathbf{R}$ implies $\quad Q=0$

Adding even more to the confusion, is an error in our BME 460 Paul Scherz textbook, Practical Electronics for Inventors, 2ed, page 682, Figure 12-70, Cross NAND SR Flip Flop; the outputs $\mathbf{Q}$ and $\bar{Q}$ are reversed. $\mathbf{Q}$ should be associated with the $S$ input NAND gate and $\bar{Q}$ should be associated with the $R$ input NAND gate.

Be careful, don't confuse yourself when using other resources; some authors associate Q and $\overline{\mathrm{Q}}$ with $\mathrm{S} \& \mathrm{R}$ respectively, other authors reverse the association. And then there is the confusion with respect to NOR SR Flip Flops, NAND SR Flip Flops, and inverted inputs to both NOR and NAND Flip Flops. For our BME 460 purposes, the following concepts apply:

```
Set S implies }\quadQ=
Reset R implies }\quadQ=
Not Allowed \(\quad\) NOR Gates \(\quad \mathrm{S}=1\) and \(\mathrm{R}=1\)
NAND Gates }\textrm{S}=0\mathrm{ and R=0
```

If provisions for a clock pulse are not available, the circuit is known as an asynchronous flip flop.

## Triggered or T Flip Flops

If the $S$ and $R$ inputs are gated with a clock pulse, the circuit is known as a synchronous flip flop. If gated by a NAND, the $S$ and $R$ inputs are only enabled when the clock pulse is high.
When the clock is low, the inputs are disabled and the flip flop is placed in the Hold mode.

## Latched Data or D Flip Flops (Single Input Device)

Invert the $S$ input and apply to the $R$ input:
if $S=0$ then $R=1$
if $S=0$ then $R=0$
but never $S=R$
Rename $S$ as $D$ :

| D | S | R | $\mathbf{Q}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | (Reset) |
| 1 | 1 | 0 | 1 | (Set) |

Each change in the input data toggles a change in the output.

## J K Master-Slave Flip Flop

Inputs: J, K, Set, Clear, Clock
Outputs: $\mathrm{Q} \overline{\mathrm{Q}}$
Trailing Edge Triggered Flip Flop
Master triggers on the clock up-tick (slave inactive)
Slave follows master on the clock down-tick

| Control | $Q$ |  |
| :---: | :---: | :--- |
| Set | 1 |  |
| Clear | 0 |  |
| Input |  |  |
| $J K$ | $Q$ |  |
| 00 | $Q$ | Hold |
| 0 | 1 | 0 |
| 10 | Reset |  |
| 1 | 1 | Set |
| 1 | $\bar{Q}$ | Toggle |

## 555 Astable Multivibrator Characteristics



The following computational formulas apply to the 555 configuration shown above.
On-Time $=t_{h}=0.69\left(R_{1}+R_{2}\right) C$
Off-Time $=t_{1}=0.69\left(R_{2}\right) \mathrm{C}$
Period $=t_{1}+t_{h}=0.69\left(R_{1}+2 R_{2}\right) C$
Frequency $=1 /$ Period $=1.44 /\left(\mathrm{R}_{1}+2 \mathrm{R}_{2}\right) \mathrm{C}$
Duty Cycle $=t_{h} /\left(t_{1}+t_{h}\right)=\left(R_{1}+R_{2}\right) /\left(R_{1}+2 R_{2}\right)$

In order to eliminate ambiguity and to achieve some sense of continuity, we will follow the convention:
Set implies $\mathbf{Q}=1$.
Reset implies $\mathbf{Q}=\mathbf{0}$.


Set Reset
NOR Gates
$\mathbf{S} \quad \mathbf{R} \quad \mathbf{Q}$
$0 \quad 0 \quad$ Q Hold
$0 \quad 1 \quad 0$ Reset
$10 \quad 1$ Set
1 X
X = Not Allowed
$\mathrm{S}=1=>\operatorname{Set}(\mathrm{Q}=1)$
$\mathrm{R}=1 \Rightarrow$ Reset $(\mathrm{Q}=0)$


Set Reset
NAND Gates
S $\quad \mathbf{R} \mathbf{Q}$
$0 \quad 0 \quad \mathrm{X}$
011 Set
100 Reset
11 Q Hold
X = Not Allowed
$\mathrm{S}=0=>$ Set $(\mathrm{Q}=1)$
$\mathrm{R}=0=>\operatorname{Reset}(\mathrm{Q}=0)$


Set Reset
NAND Gates with Inverted S \& R inputs

| $\mathbf{S}$ | $\mathbf{R}$ | $\overline{\mathbf{S}}$ | $\overline{\mathbf{R}}$ | $\mathbf{Q}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 | Q Hold |
| 0 | 1 | 1 | 0 | 0 Reset |
| 1 | 0 | 0 | 1 | 1 Set |
| 1 | 1 | 0 | 0 | $X$ |
| $\mathrm{X}=$ Not | Allowed |  |  |  |
| $\mathrm{S}=1$ | $=>$ |  |  |  |
| $\mathrm{R}=1$ | $\overline{\mathrm{~S}}=0$ | $=>$ | $\operatorname{Set}(\mathrm{R}=0$ | $=>$ |

As you can see, there is consistency for Set means $\mathbf{Q}=\mathbf{1}$ and Reset means $\mathbf{Q}=\mathbf{0}$; but there can be confusion trying to decide whether-or-not $S \& R$ are 0 or 1 depending on the type of gates (NOR or NAND).
If inverted $S \& R$ inputs are used with the NAND gates, then $S=1$ is the Set input and $R=1$ is the Reset input; which is the same as the NOR gates implementation.


Figure 16-15: Square-wave generator


Figure 16-17: The 555 timer connected as a rectangular waveform generator

Electronic Devices: a design approach, Ali Aminian \& Marian Kazimierczuk, 2004

## SQUARE-WAVE GENERATOR

Recall that the output of the Schmitt trigger, which was introduced in Chapter 11 as a bireference level comparator, is a square wave with $\pm v_{o(p)}= \pm V_{\text {sat }}$ of the op-amp. With the addition of a capacitor $C$ and a feedback resistor $R$, as shown in Figure 16-15(a), the need for an input signal is eliminated and the output frequency can also be controlled by proper selection of the $R$ and $C$.



Figure 16-15: Square-wave generator
Referring to Equations 11-7 and 11-8, the upper and lower threshold voltages ( $V_{U T} \&$ $\left.V_{L T}\right)$ or ( $\pm V_{t h}$ ) can be written in one equation as follows:

$$
\begin{equation*}
\pm V_{t h}= \pm V_{s a t} \frac{R_{2}}{R_{1}+R_{2}} \tag{16-64}
\end{equation*}
$$

It can be shown, with some considerable algebraic effort, that the period of the output waveform is as follows:

$$
\begin{align*}
T & =2 R C \ln \left(\frac{2 R_{2}}{R_{1}}+1\right)  \tag{16-65}\\
f_{0}= & \frac{1}{T} \tag{16-66}
\end{align*}=\frac{1}{2 R C \ln \left(2 R_{2} / R_{1}+1\right)}
$$

However, if we select $R_{1}$ and $R_{2}$ such that $\left(1+2 R_{2} / R_{1}\right)=2.178$ (the natural $\log$ base), then $\ln \left(1+2 R_{2} / R_{1}\right)$ will equal unity.

$$
\begin{gather*}
\frac{2 R_{2}}{R_{1}}+1=2.718  \tag{16-67}\\
2 R_{2}=1.718 R_{1}  \tag{16-68}\\
R_{2}=0.859 R_{1} \tag{16-69}
\end{gather*}
$$

Hence, the output frequency is a function of $R$ and $C$ only, and its equation simplifies as follows:

$$
\begin{equation*}
f_{o}=\frac{1}{2 R C} \tag{16-70}
\end{equation*}
$$

Electronic Devices: a design approach, Ali Aminian \& Marian Kazimierczuk, 2004

### 16.8 THE 555 TIMER

The 555 timer is a popular 8-pin integrated circuit (IC), which may be used in many applications including rectangular waveform generation. Figure 16-17 shows the common configuration of the 555 timer as it is connected to produce a rectangular waveform.

(a) Circuit diagram

(b) Output waveform

Figure 16-17: The 555 timer connected as a rectangular waveform generator

The time duration for which the output is high $\left(t_{H}\right)$ is given by the following equation:

$$
\begin{equation*}
t_{H}=0.69\left(R_{1}+R_{2}\right) C \tag{16-71}
\end{equation*}
$$

The time duration for which the output is low $\left(t_{L}\right)$ is given by the following equation:

$$
\begin{equation*}
t_{L}=0.69\left(R_{2}\right) C \tag{16-72}
\end{equation*}
$$

Therefore, the period and frequency of the waveform are as follows:

$$
\begin{gather*}
T=t_{H}+t_{L}=0.69\left(R_{1}+2 R_{2}\right) C  \tag{16-73}\\
f_{o}=\frac{1}{T}=\frac{1}{0.69\left(R_{1}+2 R_{2}\right) C} \tag{16-74}
\end{gather*}
$$

For a rectangular waveform, the ratio of the pulse duration $\left(t_{H}\right)$ to the period $T$ is referred to as the duty cycle ( $d$ ) of the waveform. A square wave is a rectangular waveform with $d=0.5$ or $50 \%$ duty cycle. Examining the equations for $t_{H}$ and $t_{L}$, we notice that it would not be possible to produce a square wave with the circuit of Figure 16-16. However, there is a simple solution for this problem, and that is to connect a diode across the $R_{2}$ and let $R_{1}=R_{2}=R$, as illustrated in Figure 16-18(a).

Electronic Devices: a design approach, Ali Aminian \& Marian Kazimierczuk, 2004


Figure 16-18: The 555 timer connected as a square-wave generator
When the output is high, the diode is forward-biased, shorting out $R_{2}$; hence,

$$
\begin{equation*}
t_{H}=0.69\left(R_{1}\right) C=0.69 R C \tag{16-75}
\end{equation*}
$$

When the output is low, the diode is unbiased, behaving like an open-circuit; hence,

$$
\begin{gather*}
t_{L}=0.69\left(R_{2}\right) C=0.69 R C  \tag{16-76}\\
T=t_{H}+t_{L}=0.69 R C+0.69 R C=1.38 R C  \tag{16-77}\\
f_{o}=\frac{1}{T}=\frac{1}{1.38 R C}  \tag{16-78}\\
d=\frac{t_{H}}{T}=\frac{0.69 R C}{1.38 R C}=0.5 \tag{16-79}
\end{gather*}
$$

In order to produce a rectangular waveform with a duty cycle less than $50 \%\left(t_{H}<t_{L}\right)$, we can pick $R_{2}$ larger than $R_{1}$, as required. However, the practical solution is to split $R_{2}$ into a series combination of a fixed resistor and a potentiometer, so that $R_{2}$ can be adjusted for a desired duty cycle.

(a) Circuit diagram

Figure 16-19: Rectangular waveform generator of Design Example 16-6
Electronic Devices: a design approach, Ali Aminian \& Marian Kazimierczuk, 2004

## NAND Gate Equivalent Circuits

Two-input ( $\mathrm{X} \& \mathrm{Y}$ ) with one-output ( F ) logic gate circuits can be defined by a total of 16 functions.

| $\mathbf{X}$ | $\mathbf{Y}$ | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | F10 | F11 | F12 | F13 | F14 | F15 | F16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

Six of the functions can be represented merely as hard-wired configurations (inverters as required): F1, F16, F11, F10, F6, F7.

| $\mathbf{X}$ | $\mathbf{Y}$ | F1 | F16 | F11 | F10 | F6 | F7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 0 | 1 | 0 | 0 | 1 | 1 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 1 | 0 | 1 | 1 | 0 |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 1 | 1 | 0 | 0 | 1 |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | 1 | 1 | 1 | 0 | 0 |
|  |  | 0 | 1 | X | Y | $\overline{\mathrm{X}}$ | $\overline{\mathrm{Y}}$ |

Eight other functions can be implemented using only one NAND gate (inverters as required):
F2, F3, F4, F5, F15, F14, F13, F12

| $\mathbf{X}$ | $\mathbf{Y}$ | F2 | F3 | F4 | F5 | F15 | F14 | F13 | F12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
|  |  | $\bar{X} \bar{Y}$ | $\bar{X} Y$ | $\mathrm{X} \overline{\mathrm{Y}}$ | XY | NOT $(\overline{\mathrm{X}} \overline{\mathrm{Y}})$ | NOT $(\overline{\mathrm{X}} \mathrm{Y})$ | NOT $(\mathrm{X} \overline{\mathrm{Y}})$ | NOT (XY) |

The remaining two functions can be implemented using three NAND gates (inverters as required):
F8, F9.

| $\mathbf{X}$ | $\mathbf{Y}$ | F8 | F9 |
| :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 1 | 0 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 1 |
| $\mathbf{1}$ | $\mathbf{1}$ | 1 | 0 |
|  |  | $\overline{\mathrm{X}} \overline{\mathrm{Y}}+\mathrm{X} \mathrm{Y}$ | $\overline{\mathrm{X}} \mathrm{Y}+\mathrm{X} \overline{\mathrm{Y}}$ |

Notes: A OR B $=$ NAND $(\overline{\mathrm{A}} \overline{\mathrm{B}})$
F6 $=$ NOT F11 $=\overline{\mathrm{X}}$
F7 $=$ NOT F10 $=\overline{\mathrm{Y}}$
F15 $=$ NOT F2 $=$ NAND $(\overline{\mathrm{X}} \overline{\mathrm{Y}})$
F14 $=$ NOT F3 $=$ NAND ( $\overline{\mathrm{X}} \mathrm{Y})$
F13 = NOT F4 = NAND (X $\overline{\mathrm{Y}})$
F12 = NOT F5 = NAND (X Y)
F8 $=\overline{\mathrm{X}} \overline{\mathrm{Y}}+\mathrm{X} \mathrm{Y}=$ NAND $[\operatorname{NAND}(\overline{\mathrm{X}} \overline{\mathrm{Y}})$ with NAND $(\mathrm{X} \mathrm{Y})$ ]
$\mathrm{F} 9=\overline{\mathrm{X}} \mathrm{Y}+\mathrm{X} \overline{\mathrm{Y}}=$ NAND $[\operatorname{NAND}(\overline{\mathrm{X}} \mathrm{Y})$ with NAND $(\mathrm{X} \overline{\mathrm{Y}})]$
F8 = NOT F9

## NAND Gate Equivalent Circuits

Sketch an equivalent circuit using only NAND gates to represent each of 16 different possible output functions from a combination of 2 inputs (X \& Y).

Note:
Indicate inversion with either input bubbles or output bubbles; do not use additional inverter gates.

| $\mathbf{X}$ | Y | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | F10 | F11 | F12 | F13 | F14 | F15 | F16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

Example: See Function F8 above, use positive logic when the Output Function = 1

$$
\begin{aligned}
& \mathrm{X}=0, \mathrm{Y}=0 \overline{\mathrm{X}} \text { AND } \overline{\mathrm{Y}} \text { or } \\
& \mathrm{X}=1, \mathrm{Y}=1 \quad \mathbf{X} \text { AND } \mathrm{Y} \\
& \mathbf{F 8}=(\overline{\mathrm{X}} \text { AND } \overline{\mathrm{Y}}) \mathbf{O R}(\mathbf{X} \text { AND } \mathbf{Y})
\end{aligned}
$$

$F 8=\overline{(\overline{\mathrm{X}} \text { AND } \overline{\mathrm{Y}}) \text { OR (X AND Y) }}$
$F 8=\overline{\overline{(\bar{X} \text { AND } \overline{\mathrm{Y}}}) \text { AND } \overline{(\mathrm{X} \text { AND } \mathrm{Y})}}=\overline{\operatorname{NAND}(\overline{\mathrm{X}} \text { with } \overline{\mathrm{Y}}) \text { AND NAND (X with } \mathrm{Y})}$ F8 $=$ NAND (NAND $(\bar{X}$ with $\bar{Y})$ with NAND $(\mathbf{X}$ with $\mathbf{Y})$

## Sketch:



## Logic Table Proof:

| X | Y | $\overline{\mathrm{X}}$ | $\overline{\mathrm{Y}}$ | $\overline{\mathrm{X}}{ }_{\text {NAND }}^{\text {Na }} \overline{\mathrm{Y}}$ | $\begin{gathered} \text { Gate \#2 } \\ \mathrm{X} \text { NAND } \mathrm{Y} \end{gathered}$ | Gate \#3 <br> Gate\#1 NAND Gate \#2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 |

See page 2 for a similar case using negative logic when the Output Function F8 $=0$.

Negative logic when the Output Function F8 $=0$

$$
\begin{aligned}
& \mathrm{X}=0, \mathrm{Y}=1 \overline{\mathbf{X}} \text { AND } \mathbf{Y} \text { or } \\
& \mathrm{X}=1, \mathrm{Y}=1 \quad \mathbf{X} \text { AND } \overline{\mathrm{Y}}
\end{aligned}
$$

Note $\quad$ F8 $=0$, is the same as $\overline{\mathrm{F} 8}$
so $\quad \overline{\mathrm{FB}}=(\overline{\mathrm{X}}$ AND Y) OR (X AND $\overline{\mathrm{Y}})$
$F 8=\overline{(\overline{\mathrm{X}} \text { AND Y) OR (X AND } \overline{\mathrm{Y}})}$
$F 8=\overline{(\overline{\mathrm{X}} \text { AND } \mathrm{Y})}$ AND $\overline{(\mathrm{X} \text { AND } \overline{\mathrm{Y}})}$

F8 $=$ NAND $(\bar{X}$ with $\mathbf{Y})$ AND NAND $(X$ with $\bar{Y})$

F8 = NOT NAND [(NAND $(\bar{X}$ with $Y)$ with NAND $(X$ with $\bar{Y})$ ]

## Sketch:



## Logic Table Proof:

| $\mathbf{X}$ | $\mathbf{Y}$ | $\overline{\mathrm{X}}$ | $\overline{\mathrm{Y}}$ | Gate \#1 | Gate \#2 <br> NAND $\mathbf{Y}$ | Gate \#3 <br> NAND $\overline{\mathrm{Y}}$ | Gate\#1 NAND Gate \#2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | NOT (Gate\#3)

Page 2.

## NAND Gate Equivalent Circuits

Sketch an equivalent circuit using only NAND gates to represent each of 16 different possible output functions from a combination of 2 inputs (X \& Y).

Note:
Indicate inversion with either input bubbles or output bubbles; do not use additional inverter gates.

| X | Y | F1 | F2 | F3 | F4 | F5 | F6 | F7 | F8 | F9 | F10 | F11 | F12 | F13 | F14 | F15 | F16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| $\mathbf{0}$ | $\mathbf{1}$ | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{0}$ | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| $\mathbf{1}$ | $\mathbf{1}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

Example: See Function F9 above, use positive logic when the Output Function = 1

```
\(\mathrm{X}=0, \mathrm{Y}=1 \overline{\mathrm{X}}\) AND \(\mathbf{Y}\) or
\(X=1, Y=0 \quad X\) AND \(\bar{Y}\)
F9 = ( \(\overline{\mathrm{X}}\) AND Y) OR (X AND \(\overline{\mathrm{Y}})\)
\(F 9=\overline{\overline{(\bar{X} \text { AND Y) OR (X AND } \bar{Y})}}\)
\(F 9=\overline{\overline{(\bar{X} \text { AND Y) }} \text { AND } \overline{(X \text { AND } \bar{Y})}}=\overline{\operatorname{NAND}(\bar{X} \text { with } Y) \text { AND NAND (X with } \bar{Y})}\)
\(\mathbf{F 9}=\) NAND (NAND \((\bar{X}\) with \(\mathbf{Y})\) with NAND \((X\) with \(\bar{Y})\)
```


## Sketch:



## Logic Table Proof:

$\left.\begin{array}{|c|c|c|c|c|c|c|}\hline \mathbf{X} & \mathbf{Y} & \overline{\mathrm{X}} & \overline{\mathrm{Y}} & \text { Gate \#1 } & \text { Gate \#2 } & \text { Gate \#3 } \\ \hline \mathbf{0} & \mathbf{0} & 1 & 1 & 1 & \mathbf{X} \text { NND } \mathbf{Y} & \mathrm{X} \text { NAND } \overline{\mathrm{Y}}\end{array}\right]$ Gate\#1 NAND Gate \#2

See page 4 for a similar case using negative logic when the Output Function F9 $=0$.

Negative logic when the Output Function F9 $=0$

$$
\begin{aligned}
& \mathrm{X}=0, \mathrm{Y}=0 \overline{\mathrm{X}} \text { AND } \overline{\mathrm{Y}} \text { or } \\
& \mathrm{X}=1, \mathrm{Y}=1 \mathrm{X} \text { AND } \mathrm{Y}
\end{aligned}
$$

Note $\mathrm{F9}=0$, is the same as $\overline{\mathrm{F9}}$
so $\quad \overline{\mathrm{F} 9}=(\overline{\mathrm{X}}$ AND $\overline{\mathrm{Y}})$ OR (X AND Y)

$$
\begin{aligned}
& \mathrm{F} 9=\overline{(\overline{\mathrm{X}} \text { AND } \overline{\mathrm{Y}}) \text { OR (X AND Y) }} \\
& \mathrm{F9}=\overline{(\overline{\mathrm{X}} \text { AND } \overline{\mathrm{Y}})} \text { AND (X AND Y) }
\end{aligned}
$$

$$
\text { F9 }=\operatorname{NAND}(\bar{X} \text { with } \bar{Y}) \text { AND NAND }(X \text { with } Y)
$$

$$
\text { F9 }=\text { NOT NAND [(NAND }(\bar{X} \text { with } \bar{Y}) \text { with NAND }(X \text { with } Y)]
$$

## Sketch:



Logic Table Proof:

| $\mathbf{X}$ | $\mathbf{Y}$ | $\overline{\mathrm{X}}$ | $\overline{\mathrm{Y}}$ | Gate \#1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{X}}$ NAND $\overline{\mathrm{Y}}$ | Gate \#2 <br> X NAND $\mathbf{Y}$ | Gate \#3 <br> Gate\#1 NAND Gate \#2 | NOT (Gate\#3) |  |  |  |  |
| $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ |
| $\mathbf{1}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{0}$ |

